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Analog VLSI on-chip learning Neural Networks represent a mature technology for a large number of
applications involving industrial as well as consumer appliances. This is particularly the case when low power
consumption, small size and/or very high speed are required. This approach exploits the computational features
of Neural Networks, the implementation efficiency of analog VLSI circuits and the adaptation capabilities of the
on-chip learning feedback schema. High-speed video cameras are powerful tools for investigating for instance
the biomechanics analysis or the movements of mechanical parts in manufacturing processes. In the past years,
the use of CMOS sensors instead of CCDs has enabled the development of high-speed video cameras offering
digital outputs, readout flexibility, and lower manufacturing costs. In this paper, we propose a high-speed smart
camera based on a CMOS sensor with embedded Analog Neural Network
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1. Introduction
The human vision presents high capacities in
terms of information acquisition (high image
resolution) and information processing (high
performance processing). Nevertheless, the human
vision is limited because human's reactions to a
stimulus are not necessarily instantaneous. The
human vision presents spatial and temporal
resolution limitations. More precisely, the human
vision temporal resolution is close- to 100
milliseconds [1). Moreover, the fast information
storage capacity of the human system is difficult to
evaluate. On the other jrand.vthe human vision
system is very performant in terms of image
analysis which-extracts relevant information. In the
• . )ast few years, technical progresses in: signal
acquisition [2, 3] and processing have allowed the
development of new artificial vision system which
equals or overpasses human capacities.
Therefore, the goal of our research is to
implement embedded analog CMOS Neural
Network for high speed smart camera.' High speed
smart camera needs : : a fast image acquisition,
images with high resolution, and real-time image
analysis which only keeps necessary information.
Because of this, neural networks operating in a few
milliseconds are required.
2. High Speed Camera Description
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In order to design our high-speed smart
camera, some constraints had to be respected. The
first one was of course high frequency acquisition
as well as embedded image processing.
Nowadays, in the context of fast imaging,
CMOS image sensors present more and more
advantages in comparison with CCD image sensors
that we will summarize hereafter .
(i) Random access to pixel regions: in CMOS
image sensors, both the detector and the readout
amplifier are part of each pixel. This allows the
integrated charge to be converted into a 'voltage
inside the pixel, which.can then be read out over X-
Y wires (instead of using a-charge shift register like
in CCDs). This column and row addressability is
similar to common RAM and allows region-of-
. interest (ROI) readout. .
(ii) Intrapixel amplification and on-chip ADC
(analog to digital converter) produce faster frame
rates.
(iii) No smear and blooming effects: CCDs are
limited by the blooming effect because charge shift
registers can leak charge to adjacent pixels when
the CCD register overflows, causing bright lights.
In CMOS image sensors, the signal charge is
converted to a voltage inside the pixel and read out
over the column bus, as in a DRAM (dynamic
random access memory).With this architecture, it is
possible to add -an antiblooming protection in each
pixel. Smear, caused by charge transfer in a CCD
underillumination, is also avoided.
(iv) Low power: CM{)S pixel sensor architectures
consume much less power-up to 100 x less
power-than CCDs. This is a great advantage for
portablehigh speed cameras.
2.1.High Speed Camera Systems
As in a traditional image sensor, the core of
the chip presented ini this paper constructed of a
two-dimensional-(2-D) pixel array, here of 64
columnsand 64 rows with random pixel ability, and .
someperipheral circuits. It contains about 160 000
transistors on a 3.675 mm x 3.775 mm die. The
mainchlp characteristics are listed in Table 1.
Table 1: Chi Characteristics
, Teclmology 0.35 J-1IIl2-poly 4-metal
CMOS
Arraysize 64x64
Chi size 11mm
Numberof transistors 160000
Number of transistors
/ ixel
38
Pixelsize 35 J-1IIlx 35f.1m
SensorFill Factor 25%
Dynamic power
consum tion
1l0mW
Su 1 voltage 3.3 V
Framerate 10000
Each individual pixel contains a photodiode
for the light to-voltage -transduction and 38
transistors integrating all the analog circuitry
dedicatedto the image processing algorithms. This
amountof electronics includes a preloading circuit,
two Analog Memory, Amplifier and Multiplexer
structures([AM]2) and an Analog Arithmetic Unit
2 - -(AU) based on a four-quadrant multiplier
architecture.The full pixel size is 35 J-1IIlx 35J-1IIl
with a 25 % fill factor. Fig. 1 shows a block
diagramof the proposed chip. The architecture of
the chip is divided into three main blocks as in
many circuits widely described in the literature.
First, the array of pixels (including photodiodes
with their associatedcircuitry for performing the
analogcomputation) is placed.at the center. Second,
placedbelow the chip core are the readout circuits
withthe three asynchronous output buses: the first
one is dedicated to the image processing results
.whereasthe other two provide parallel outputs for
fullhigh rate acquisition of raw images. Finally>the
leftpart of the sensor is dedicated to a row decoder
for addressing the successive rows of pixels. The
pixelvalues are selected one row at a time and read
outto vertical column buses connected to an output
multiplexer.The chip also contains test structures
used for detailed characterization of the
photodiodes and processing units. These test
structures can be seen on the bottom left of the
chip.
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Figure 1.Block Diagram of the Chip
In Figure 1 shows of block diagram that have
a speed camera taking a picture of 10,000 frames I
second. Block the camera has been designed by
Jerome Dubois is the matrix of 64x64 pixels or
4096 pixels, The process of catching an object pixel
by using the decoder and then strengthened by
column multiplexer. In Jerome design, he create the
image processing that uses low-level basic image
processing such as edge detection using Sobel and
Lappacian. [9]
3. Embedded Analog Cmos Neural Network
Conception of structures in CMOS technology
that demand low power and low silicon area
consumption have been widely investigated in the
implementation of analog neural networks in VLSI
integrated circuits. Feedforward MLP networks'
building blocks require CMOS multipliers for
implementing the synapses, operational amplifier as
current voltage converter and sigmoid generator for
activation function circuits. A larger scale of
integration of such networks happens at the expense+-
- of simpler- and, as a result, nonlineai=synaptical.;
blocks. Regarding these aspects if _becomes
advisable to derive suitable expressions to adjust
the back-propagation algorithm and deal with these
nonlinearities [5]._
The synapses in a neural network can be
realized by analog multipliers if the inputs and the
weights can be represented by voltages. An
illustrative synapse circuit which is a modified
version of the well known Gilbert multiplier is
shown in Figure. 2. The inputs are in the form of
voltage differences and are denoted by X+x, X-x
and Y+y and Y-Y: The output of the ongina\Gilbert
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multiplier is a current difference and this difference
is -converted to a single ended current (Z) through
current mirrors. This improves the linearity of the
multiplier as well as providing easy -interfacing to
the following circuitry. Using voltage input-current
output synapse for analog neural network is very
suitable for VLSI implementation since the actual
signals from outside are mostly in voltage form,
and the sununing operation on synapse output can
performed by connecting the synapse output
together.
r---+-----+--------+------+---~~y~
y~~-----+----~--~
Figure 2. Analog CMOS Multiplier
The use of current-output synapses enables the
summation of those currents by simply connecting
them- together at the input of the neuron. This
current sum can be converted to voltageby using an
opamp and a resistor as a current-to-voltage
converter. The circuit diagram of the opamp is
given in figure 4.
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Figure 3. Simulation of Multiplier with values
linearity in range -1 V-I V.
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Figure 4. DC Response for signal Y with values
range 0.7 V-l.3 V.
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Figure 4. Operational Amplifier
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Figure 5. Opamp simulation
A sigmoid generator is used after the opamp
to generate the activation for the neuron and usually
use in-backpropagation algorithm.
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Figure 6. SigmoidGenerator
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Figure 7. Sigmoid simulation
Figure 9. Network Simulation Using Analog
. Pattern
The result of network simulation using analog and
digital target signal shows that close to the target to
be recognize as a signal pattern.
4. Conclusion
In this article we design analog neural network
using analog CMOS 0.35 um technolgy to
recognize a signal pattern from high speed CMOS
sensor. The simulation using analog and digital
simulation suitable for CMOS sensor with 80 MHz
output signal frequency.
All designs and simulation of the analog
neural network circuits described above are using
mentor graphic with AMS technology 0.35 urn.
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